(08 Marks)

(04 Marks)

Ь.

	<u></u>									
USN										

Seventh Semester B.E. Degree Examination, Dec.2014/Jan.2015 Advanced Computer Architecture

Time: 3 hrs. Max. Marks: 100 Note: Answer FIVE full questions, selecting atleast TWO questions from each part. PART - A Define Computer Architecture. Illustrate the seven dimensions of an ISA. **Q-**(08 Marks) b. Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side assuming a defect ensity of 0.4 per cm² and α is 4. c. Define amdahl's law. Derive an expression for cpu clock as a function of instruction count. Clocks or instruction and clock cycle time. What is pipeining? With neat diagram, explain the classic five stage pipeline for RISC 2 processor. (08 Marks) b. Consider unpipelined processor. Assume that it has a land clock cycle and that it uses 4 cycles for ALU operations and branches and 5 cycles for memory operations. Assume that the relative frequencies of these operations 40%, 20 and 40% respectively. Suppose that due to clock skew and semp pipelining the processor adds 0.2 ns of overhead to the clock. Ignoring any latency impact how much specific in the instruction execution rate will we gain from pipeline? (06 Marks) c. Explain different techniques in reducing pipeline branch penalties. (06 Marks) Explain true data dependence, name-3 expendence and control dependence, with an example. (05 Marks) What is Correlating Predictors? Explain with example. (05 Marks) masulo based MIPS FP unit and explain With a neat diagram give the pasic structure of various fields of reservationstation. (10 Marks) Explain exploiting ILP using dynamic scheduling multiple issue and speculation. (08 Marks) Explain Pentium 4 simeline supporting multiple issue with speculation. Explain in detail, Planch – Target buffers. (08 Marks) (04 Marks) PART - B basic schemes for enforcing coherence in a sheared memory multiprocessor (10 Marks) Explain the Taxonomy of parallel architecture. (05 Marks) Suppose you want to achieve a speedup of 80 with 100 processors. What fraction of the (Marks) original computation can be sequential? (08 Marks) Explain four memory hierarchy questions, in detail. Explain in brief, the types of basic cache optimization. (10 Mařks) Define Virtual Memory and describe its features. Which are the major categories of advanced optimizations of cache performance? Explain 7 a. any one in detail. (10 Marks) Describe the technique to improve memory performance inside DRAM chip. (05 Marks) Explain the process of protecting via virtual machines. (05 Marks) Explain detecting and enhancing loop level parallelism for VLIW. a. (08 Marks)

Explain Intel – IA 64 architecture, with a neat diagram.

Write a brief note on predicated instructions.